blob: 832fa7e5b675c321f30e79bab1bd5b0c2b0ca65f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
|
BDEPEND=dev-util/gperf app-alternatives/yacc app-alternatives/lex >=app-portage/elt-patches-20240116 sys-devel/gnuconfig || ( >=dev-build/automake-1.17-r1:1.17 >=dev-build/automake-1.16.5:1.16 ) || ( >=dev-build/autoconf-2.72-r1:2.72 >=dev-build/autoconf-2.71-r6:2.71 ) >=dev-build/libtool-2.4.7-r3 >=dev-vcs/git-1.8.2.1[curl]
DEFINED_PHASES=install prepare unpack
DEPEND=sys-libs/readline:= sys-libs/zlib
DESCRIPTION=A Verilog simulation and synthesis tool
EAPI=8
HOMEPAGE=http://iverilog.icarus.com https://github.com/steveicarus/iverilog
INHERIT=autotools git-r3
LICENSE=LGPL-2.1
PROPERTIES=live
RDEPEND=sys-libs/readline:= sys-libs/zlib
SLOT=0
_eclasses_=autotools 61927ff6474f1d141b4ea4a5b9870424 git-r3 875eb471682d3e1f18da124be97dcc81 gnuconfig f8b9cc21e72de8cbedde6ca5108d208b libtool f9e6905c12590c1cac06d85371a0819a multilib 7e1347c006a76bb812f3a9f663b79991 toolchain-funcs 948855ec7ad9f11351edf9066708dfa9
_md5_=3e1df22ca7238532a27bb8246507e22b
|
