summaryrefslogtreecommitdiff
path: root/metadata/md5-cache/sys-apps/msr-tools-1.3_p20170320
diff options
context:
space:
mode:
Diffstat (limited to 'metadata/md5-cache/sys-apps/msr-tools-1.3_p20170320')
-rw-r--r--metadata/md5-cache/sys-apps/msr-tools-1.3_p201703204
1 files changed, 2 insertions, 2 deletions
diff --git a/metadata/md5-cache/sys-apps/msr-tools-1.3_p20170320 b/metadata/md5-cache/sys-apps/msr-tools-1.3_p20170320
index 7bbe9e4679a4..d69ea3ec95c5 100644
--- a/metadata/md5-cache/sys-apps/msr-tools-1.3_p20170320
+++ b/metadata/md5-cache/sys-apps/msr-tools-1.3_p20170320
@@ -1,4 +1,4 @@
-BDEPEND=sys-devel/gnuconfig >=app-portage/elt-patches-20170815 || ( >=dev-build/automake-1.16.5:1.16 ) || ( >=dev-build/autoconf-2.72-r1:2.72 >=dev-build/autoconf-2.71-r6:2.71 ) >=dev-build/libtool-2.4.7
+BDEPEND=sys-devel/gnuconfig >=app-portage/elt-patches-20240116 || ( >=dev-build/automake-1.16.5:1.16 ) || ( >=dev-build/autoconf-2.72-r1:2.72 >=dev-build/autoconf-2.71-r6:2.71 ) >=dev-build/libtool-2.4.7-r3
DEFINED_PHASES=postinst prepare setup
DESCRIPTION=Utilities allowing the read and write of CPU model-specific registers (MSR)
EAPI=8
@@ -8,5 +8,5 @@ KEYWORDS=amd64 x86
LICENSE=GPL-2+
SLOT=0
SRC_URI=https://github.com/intel/msr-tools/archive/eec71d977a83f8dc76bc3ccc6de5cbd3be378572.tar.gz -> msr-tools-1.3_p20170320.tar.gz
-_eclasses_=autotools e4cf390b19033d5ca443765bc8537b81 gnuconfig b6b3e92f8b8c996400074b5f61a59256 libtool 9d3a9a889a6fa62ae794f817c156491b linux-info 7ca3057b277f1e5978947b4cc289ce62 multilib c19072c3cd7ac5cb21de013f7e9832e0 toolchain-funcs e56c7649b804f051623c8bc1a1c44084
+_eclasses_=autotools 3af8f60c4bdb23e738db506a630898ee gnuconfig b6b3e92f8b8c996400074b5f61a59256 libtool 5f49a16f67f81bdf873e3d1f10b10001 linux-info 7ca3057b277f1e5978947b4cc289ce62 multilib c19072c3cd7ac5cb21de013f7e9832e0 toolchain-funcs e56c7649b804f051623c8bc1a1c44084
_md5_=63e392b452aff290d064aea43d2a9acf