summaryrefslogtreecommitdiff
path: root/metadata/md5-cache/sys-apps/msr-tools-1.3_p20170320
diff options
context:
space:
mode:
authorV3n3RiX <venerix@koprulu.sector>2023-04-28 05:11:40 +0100
committerV3n3RiX <venerix@koprulu.sector>2023-04-28 05:11:40 +0100
commit2099ff9b640e648be67527e29760263a7c6274e5 (patch)
tree238358af0ba45fd8fcc6cd4679736d6c4f07f851 /metadata/md5-cache/sys-apps/msr-tools-1.3_p20170320
parentd198e0ebeee70707545d19ee3beb1de70802cc7c (diff)
gentoo auto-resync : 28:04:2023 - 05:11:40
Diffstat (limited to 'metadata/md5-cache/sys-apps/msr-tools-1.3_p20170320')
-rw-r--r--metadata/md5-cache/sys-apps/msr-tools-1.3_p2017032012
1 files changed, 12 insertions, 0 deletions
diff --git a/metadata/md5-cache/sys-apps/msr-tools-1.3_p20170320 b/metadata/md5-cache/sys-apps/msr-tools-1.3_p20170320
new file mode 100644
index 000000000000..f6159fe3d210
--- /dev/null
+++ b/metadata/md5-cache/sys-apps/msr-tools-1.3_p20170320
@@ -0,0 +1,12 @@
+BDEPEND=sys-devel/gnuconfig >=app-portage/elt-patches-20170815 || ( >=sys-devel/automake-1.16.5:1.16 ) >=sys-devel/autoconf-2.71-r5 >=sys-devel/libtool-2.4.7
+DEFINED_PHASES=postinst prepare setup
+DESCRIPTION=Utilities allowing the read and write of CPU model-specific registers (MSR)
+EAPI=8
+HOMEPAGE=https://github.com/intel/msr-tools
+INHERIT=autotools linux-info
+KEYWORDS=~amd64 ~x86
+LICENSE=GPL-2+
+SLOT=0
+SRC_URI=https://github.com/intel/msr-tools/archive/eec71d977a83f8dc76bc3ccc6de5cbd3be378572.tar.gz -> msr-tools-1.3_p20170320.tar.gz
+_eclasses_=autotools f0d3196128225dee3220e65f3371bc7a gnuconfig b6b3e92f8b8c996400074b5f61a59256 libtool 9d3a9a889a6fa62ae794f817c156491b linux-info c4f1201b96a8a2c1f3b86cc8b2c71c91 multilib d1408425c7c4a7669b9b17735404b693 toolchain-funcs 14a8ae365191b518fad51caad7a08f3e
+_md5_=ac1ee2fec9f1634a7c0c5be03e04621c